ONFI Technical Errata

Errata ID	**005**
Affected Spec Ver.	**ONFI 3.0, 3.1, 3.2**
Corrected Spec Ver.	

Submission info

Name	Company	Date
Terry Grunzke	Micron	09/23/13

The errata changes the values of parameters tDS_tight and tDH_tight for NV-DDR2 Timing Modes 6-8. The tDS_relaxed and tDH_relaxed values do not change.

Description of the specification change

Modify Section 4.16.3, Table 67 as shown below:

Timing Mode Specific Values (Modes 4-7)									
	Mode 4		**Mode 5**		**Mode 6**		**Mode 7**		**Unit**
	10		7.5		6		5		ns
	~100		~133		~166		~200		MHz
	Min	Max	Min	Max	Min	Max	Min	Max	
tDH_tight	0.7	—	0.5	—	0.~~3~~4	—	0.~~28~~35	—	ns
tDS_tight	0.7	—	0.5	—	0.~~3~~4	—	0.~~28~~35	—	ns
tDH_relaxed	0.9	—	0.75	—	0.55	—	0.40	—	ns
tDS_relaxed	0.9	—	0.75	—	0.55	—	0.40	—	ns
tDSC(avg) or tDSC	10	—	7.5	—	6	—	5	—	ns
Timing Mode Specific Values (Mode 8)									
	Mode 8								**Unit**
	3.75								ns
	~267								MHz
	Min	Max							
tDH_tight	~~—0.30~~	—							ns
tDS_tight	~~—0.30~~	—							ns
tDH_relaxed	0.35	—							ns
tDS_relaxed	0.35	—							ns
tDSC(avg) or tDSC	3.75	—							ns
~~**NOTE:**~~ ~~1. For Timing Mode 8, tDH_tight and tDS_tight values are not supported.~~									

Table 1 NV-DDR2 Timing Parameter Values: Data Input

Disposition log

9/23/2013	Erratum captured.
10/23/2013	Minor edit to remove “NOTE”

Technical input submitted to the ONFI Workgroup is subject to the terms of the ONFI contributor’s agreement.