Micron DDR5 96GB monolithic RDIMM

Power and performance

This technical brief compares the power and performance of Micron’s DDR5 96GB registered dual in-line memory module (RDIMM) with a commercially available competitive high-capacity DIMM.

The comparison is based on the workload testing framework in the figure below, which shows how each workload is bound (or sensitive) to bandwidth, latency, or capacity. For example, high performance computing applications tend to be more bandwidth-bound and data analytics applications are more capacity-bound.

**Fast facts**

Micron’s DDR5 96GB monolithic RDIMM provides high capacity using a single-die package (SDP) manufacturing process, enabling data center infrastructures to operate with lower latencies and reduced power consumption.1

**Reduced power**

24%

Similar or better performance with up to 24% lower power for capacity-bound workloads. Data center workloads are computationally intensive, leading to increased power consumption, especially when training large models. Micron’s high-capacity DIMMs help to keep data centers energy efficient by offering lower power than commercially available competitive modules.

**Lower latency**

17%

Up to 17% lower latency for bandwidth-bound workloads. For AI inference, low latencies are required to provide real-time results.2

**Higher bandwidth**

High performance computing, AI, machine learning, and big data analytics involve large-scale data processing, complex computations, and parallel execution. These kinds of applications require high memory bandwidth to support high throughput and low latency.

---

1. As compared with commercially available competitive DDR5 3DS modules with 128GB capacity.
2. 17% is based on JEDEC specifications. 9% lower latency is based on the MSSQL TPC-H test.
Overview of workload results

We tested a range of micro-benchmarks and real-world workloads comprised of BERT (Bidirectional Encoder Representations from Transformers) and DLRM (Deep Learning Recommendation Model) recommendation models, Llama 2 large language model OpenFOAM, Spark Support Vector Machine (SVM) and K-means, Microsoft SQL with TPC-H, and Redis as an in-memory database.

As compared with commercially available competitive DDR5 128GB 3D stacking modules, Micron’s DDR5 96GB monolithic RDIMM offers up to 17% lower latency, higher memory bandwidth, and better performance for bandwidth-bound workloads, and similar performance for capacity-bound workloads, all while consuming up to 24% less power.

<table>
<thead>
<tr>
<th>Micron DDR5 96GB monolithic RDIMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>AI training and deep learning</td>
</tr>
<tr>
<td>Large language model</td>
</tr>
<tr>
<td>High-performance computing</td>
</tr>
<tr>
<td>Big data analytics</td>
</tr>
<tr>
<td>Data warehouses</td>
</tr>
<tr>
<td>In-memory database</td>
</tr>
</tbody>
</table>

Table 2: Summary of performance and power consumption for Micron DDR5 96GB monolithic RDIMM²

Advantages of single-die package (monolithic)

Single-die package (SDP) and 3D stacking (3DS) are two different ways of integrating multiple components into a single system. Single-die package (monolithic) uses a single large die that contains all the components, while 3D stacking uses multiple smaller dies that are stacked vertically and connected through-silicon vias (TSVs). The table below highlights the advantages of a single-die package manufacturing process.

<table>
<thead>
<tr>
<th>Single-die package (monolithic)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
</tr>
<tr>
<td>A monolithic solution uses a single die, resulting in a less complex circuit that generally consumes less power and dissipates less heat within the package.</td>
</tr>
</tbody>
</table>

Table 2: Advantages of monolithic technology (single-die package)¹

---

³ The entire benchmark testing is based on Intel x86 systems, using memory reference codes from Intel’s Maintenance Release 1 (MRT) for Dell PowerEdge R760 from Bios release 12. The choice between SDP and 3DS modules should be based on the capacity requirements of an application and the trade-offs should align with those requirements.

⁴ As defined by the JEDEC specification.
High-capacity DIMMs are needed by many data center workloads in AI training and inference, large-scale data analytics, and in-memory key-value databases for processing and quickly deriving insights from vast datasets. Often these workloads must retain as much data as possible in the system’s main memory. In several cases, such as in-memory databases and generative AI, either all the data or the model in its entirety (in the case of large language models) are required to stay resident in memory. Moreover, as deep learning models increase in size and complexity, more memory is needed to process and store large datasets efficiently.

These rigorous demands from current and emerging workloads have driven the need for data center systems to architect solutions with significant amounts of memory. The table below shows details about the workloads tested and their respective domain.

### Workloads tested

<table>
<thead>
<tr>
<th>Bandwidth bound</th>
<th>Capacity bound</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image1.png" alt="AI Training &amp; deep learning" /></td>
<td><img src="image2.png" alt="Big data analytics" /></td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>Used in recommendation systems employed by online stores or streaming services.</td>
<td>A supervised machine learning method used for classification and regression tasks.</td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>BERT excels at understanding the context and relationships between words in sentences.</td>
<td>SVM can be used for knowledge discovery and data mining.</td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>BERT excels at understanding the context and relationships between words in sentences.</td>
<td>SVM is used for clustering and classification tasks.</td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>BERT excels at understanding the context and relationships between words in sentences.</td>
<td>SVM is used for text classification and regression tasks.</td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>BERT excels at understanding the context and relationships between words in sentences.</td>
<td>SVM is used for natural language processing tasks.</td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>BERT excels at understanding the context and relationships between words in sentences.</td>
<td>SVM is used for sentiment analysis and topic modeling.</td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>BERT excels at understanding the context and relationships between words in sentences.</td>
<td>SVM is used for part-of-speech tagging and named entity recognition.</td>
</tr>
<tr>
<td>BERT</td>
<td>SVM</td>
</tr>
<tr>
<td>BERT excels at understanding the context and relationships between words in sentences.</td>
<td>SVM is used for text summarization and machine translation.</td>
</tr>
</tbody>
</table>
Performance

Below we showcase performance and power results from the workloads tested. We first evaluated the memory modules with a batch of MLC micro-benchmarks to set the performance baseline for each memory module and identify bandwidth and latency idiosyncrasies.

AI inference

Deep learning models

We see similar performance for both Bidirectional Encoder Representations from Transformers (BERT) and Deep Learning Recommendation Model (DLRM) because these workloads are compute-intensive and bandwidth-bound as opposed to capacity-bound.

BERT

We used a pre-trained BERT model with 340 million parameters to perform a series of experiments across four different batch sizes (number of samples processed): 64, 128, 256, and 512 (with the highest throughput). Throughput quantifies the rate at which data can be transferred or processed in memory, measured here as samples inferred per second.

**Micron result:** Similar throughput across all batch sizes tested (two DIMMs per channel)

![BERT inference throughput](image)

**Figure 2: BERT inference throughput**
DLRM

We used a pre-trained DLRM model with a batch size of 128,000. Performance is based on throughput (number of samples per second) to understand the rate of inference.

**Micron result:** Similar throughput for batch size tested (one and two DIMMs per channel)

![Throughput performance for DLRM](chart)

**Figure 3:** DLRM inference throughput
Large language model

Llama 2

Llama 2 was chosen because it best reflects modern large language models such as ChatGPT. We executed 1024 token inputs, meaning 1024 words or symbols are allowed as input per stream. Tokens are individual units of data or records. We then used 112 streams, where streams are parallel processes.

Performance is measured by tokens per second, a throughput metric that indicates how efficiently a system can read, write, and process data. The performance improvement is due to the higher bandwidth offered by Micron’s 96GB module (see MLC bandwidth test result on page 8). The lower power is due to fabrication and architectural differences between the modules.

**Micron result:** 3% better performance and consumes 22% less power (one DIMM per channel)

---

**Figure 4a: Normalized throughput for Llama 2 with secondary latency axis**

**Figure 4b: Average power consumption for Llama 2**
Bandwidth

OpenFOAM

The computational fluid dynamics OpenFOAM application is the most bandwidth-sensitive workload we evaluated in our benchmark testing. We ran the OpenFOAM default motorbike example, which renders a 600x240x240 motorbike mesh to calculate the steady flow around a motorcycle and rider.

High performance computing (HPC) workloads are typically bound by DRAM bandwidth. Micron’s 96GB monolithic RDIMM shows 4% lower runtime because the memory is faster than the competition. The lower power is due to fabrication and architectural differences between the modules.

**Micron result:** 4% lower runtime and consumes 20% less power (one DIMM per channel)

![OpenFOAM runtime performance](chart)

Figure 5a: HPC OpenFOAM runtime

![OpenFOAM power consumed](chart)

Figure 5b: HPC OpenFOAM power consumed

---

5. System A: Micron DDR5 96GB Monolithic system is a Dell PowerEdge R760 with Intel Xeon 8480 Scalable Processors, 15 TB memory fully populated, and Micron 9300 NVMe SSD. System B: Competition DDR5 52GB TSV-based system is a Dell PowerEdge R760 with Intel Xeon 8480 Scalable processors, 2TB memory fully populated and Micron 9300 NVMe SSD. The benchmark is Open Foam MPI 41,112 cores Motorbike size 600 * 24 * 240 (Large). We used OpenMPI 4.1.1 to parallelize the OpenFOAM processing. System A completed the benchmark in 713 seconds and consumed 66278 joules. System B completed in 743 seconds and consumed 8376 joules.
Intel Memory Latency Checker (Intel MLC)
The Intel MLC tool measures the latency and bandwidth of the memory subsystem in a computer system. Using the MLC tool, we performed a core sweep, which is the incremental use of cores to push bandwidth.

**Micron result:** 6% higher bandwidth

![MLC core sweep bandwidth 1 DIMM per channel](image)

**Figure 6: MLC core sweep bandwidth**

**STREAM triad access pattern**
To measure the peak memory bandwidth, we ran MLC with a specific memory access pattern that mimics the STREAM triad access pattern (from the actual STREAM benchmark). Triad is the most complex scenario and is also relevant to high performance computing.

**Micron result:** Maximum memory bandwidth\(^6\) of 487GB/s

![STREAM triad maximum memory bandwidth consumed](image)

**Figure 7: Maximum memory bandwidth STREAM triad**

\(^6\) For a 2-CPU system
Capacity

Big data analytics

Spark Support Vector Machines (Spark SVM)

We ran Spark SVM with the largest HiBench dataset of 360GB in disk space and up to 1.3TB of memory usage during execution. Even the largest dataset was insufficient to force Spark to use enough memory to justify the competition module's 2TB of total capacity. Therefore, we created a larger dataset of 560GB, which uses up to 2.3TB of memory during execution. Performance is based on normalized runtime, the time it takes to complete a task divided by a reference time. It shows how much faster or slower a task is compared to the reference.

**Micron result:** Similar performance (two DIMMs per channel) and consumes 23% less power (one DIMM per channel).  

![Normalized runtime for Spark SVM](image)

**Figure 8a:** Normalized runtime SVM using Spark

![Average power consumption for Spark SVM](image)

**Figure 8b:** SVM average power consumed using Spark

---

- **System A**: Micron DDR5 96GB Monolithic system is a Dell PowerEdge R760 with Intel Xeon 8480+ Scalable Processors 3TB memory fully populated and Micron 9300 NVMes SSD. System B: Competition DDR5 128GB TSV-based system is Dell PowerEdge R760 with Intel Xeon 8480+ Scalable Processors 4TB memory fully populated and Micron 9300 NVMes SSD. Spark SVM 580GB GitHub – Intel-bigdata/HiBench. HiBench is a big data benchmark suite. The dataset was expanded to 580GB and run on both systems. Benchmark completed in 468 seconds in System A and 466 seconds in System B.
Spark K-means

We ran Apache’s Spark K-means with a HiBench dataset, “Bigdata” of 240GB, in disk space. Spark K-means can use up to 2.9TB of memory during execution. Performance is measured by normalized runtime.

For both Spark SVM and K-means, performance is dependent on the size of the input (here, the size of the dataset). For these workloads, the amount of available memory with Micron’s 96GB monolithic module is enough to process the largest dataset size (560GB), resulting in similar performance. However, if the input size exceeds the available memory, we would see a delta.

**Micron result:** Similar performance (two DIMMs per channel) and consumes 23% less power (one DIMM per channel)

---

### K-means normalized runtime

![K-means normalized runtime chart]

- **Normalized runtime %**
- **2 DIMMs per channel**
- **K-means normalized runtime performance**

---

### K-means power consumption

![K-means power consumption chart]

- **Power consumed %**
- **1 DIMM per channel**
- **Figure 9b: K-means power consumption**
Latency

JEDEC standard

Single-die package (SDP) has lower read/write latency timings compared to 3D Stacking (3DS) as defined by JEDEC. As shown in the figures below, Micron 96GB DDR5-4800 MT/s outperforms in read/write latency, where it is 17% lower in latency, resulting in faster data transfer and processing speed.\(^8\)

**Micron result: 17% lower in read/write latency**

![Latency Graph](image)

**Figure 10: Latency based on JEDEC standard**

**Note:** Micron’s production DIMMs meet or exceed the JEDEC standard.

---

8. Latency Read command to First Data, CL-nRCD-nRP would represent the sequence of delays from when a read command is issued to when the first set of data is available. Micron 96GB DDR5-4800 has a latency of 16 ns for Read Command to First Data and competition 3DS DDR5 4800 128GB has a latency of 16.76 ns per DDS and JEDEC specification.
MSSQL and OLAP TPC-H

We benchmarked Microsoft SQL (MS SQL) server database with the OLAP TPC-H workload. We ran 16 streams in parallel (with each stream containing 22 sequential queries). The throughput test is based on a 3000-scale factor dataset, which amounts to a total of 3TB. MSSQL loads the necessary data on a per-query basis.

Micron’s 96GB monolithic module shows 9% lower p99 latency (a statistical measure that refers to 99% of the queries being satisfied under the quality-of-service latency metric). A lower p99 latency is due to the 24Gb components used in the 96GB module.

Micron’s module also took 2935 seconds to complete the benchmark, resulting in a 3% higher runtime performance. Slightly higher runtime is due to the lower capacity of the 96GB module and is considered within the standard deviation range (that is, performance is similar).

Micron result: 9% lower latency (two DIMMs per channel)

![MSSQL TPC-H 99% throughput latency](image1)

**Figure 11a: p99 latency for MS SQL server with TPC-H**

![MSSQL TPC-H runtime performance](image2)

**Figure 11b: Runtime performance for MS SQL server with TPC-H**

---

9. TPC-H workload configuration System A: Micron DDR5 96GB Monolithic system is a dual-socket Dell PowerEdge R760 with Intel Xeon 8480+ Scalable Processors. 3TB memory fully populated and Micron 9300 NVMe SSD. System B: Competition DDR5 128GB TSV-based system is a dual-socket Dell PowerEdge R760 with Intel Xeon 8480+ Scalable Processors. 4TB memory fully populated, and Micron 9300 NVMe SSD. MSSQL TPC-H 3.0a scale factor 3000 was used and executed in throughput mode. System A: Finished in 2935 seconds and consumed 15 TB memory. System B: Executed in 2844 seconds with peak memory consumption of 27TB.

10. On a two-CPU system with 3TB of memory and using two DIMMs per channel A 3% delta is considered within the standard deviation, meaning performance is similar between the memory modules.
Power

Redis

In our performance analysis of Redis, using the YCSB benchmark (Yahoo Cloud Serving Benchmark) across five different read/write ratios for a 2.9TB database, we observed a slight performance drop of 2% overall with Micron DDR5 96GB monolithic module as compared to competition 128GB 3D stacking DIMMs.\textsuperscript{11}

The slightly lower performance result is primarily because in-memory databases, such as Redis, scale well with increased capacity. However, what is noteworthy is that the additional memory capacity offered by the competition module did not result in a substantial performance gain for the 2.9TB in-memory database. Micron DDR5 96GB monolithic module also has 21% lower power, where the lower power is due to fabrication and architectural differences between the modules.

| Micron result: Similar performance and consumes 21% lower power |

---

**Figure 12a:** Throughput performance for Redis with YCSB clients

**Figure 12b:** Average power consumption for Redis with YCSB clients

\textsuperscript{11} System A Micron DDR5 96GB system is a Dell PowerEdge R760 with Intel Xeon 8460+ Scalable Processors, 3TB memory fully populated, and Micron 9300 NVMe SSD. System B: Competition DDR5 128GB TSV-based system is a Dell PowerEdge R760 with Intel Xeon 8460+ Scalable Processors 4TB memory fully populated and Micron 9300 NVMe SSD. Redis YCSB Workload A 20M records loaded with 4KB per record size System A: 1102286 ops/seconds by consuming 72 Watts. System B: 1195304 ops/second consuming 84 Watts. Keeping power (Watts) as the baseline for B4W System A can process 1277569 ops/second or an 8% improvement over System B. A 2% delta is considered within the standard deviation, meaning performance is similar between the memory modules.
MLC

For the results in the figure below, power was collected through Intel’s PMC tool while under a heavy memory access load.\textsuperscript{12}

For total DRAM power on a single socket, Micron 96GB DDR5 has 22\% lower power (idle, underload) for one DIMM per channel and 24\% lower power for two DIMMs per channel. The lower power is due to fabrication and architectural differences between the modules.

\textbf{Micron result: 24\% lower power (two DIMMs per channel)}

![MLC DRAM power consumed](image)

\textbf{Figure 13: MLC DRAM power (idle, under load) consumption}

\textsuperscript{12} Power test via Intel’s PMC-Power tool while under Heavy Memory Access load (Intel MLC with W6 flag streaming writes. Loaded Latency with no injection delay, 2GB buffer per thread)

\textit{System A} DDR5 Micron 96GB system is a Dell PowerEdge R760 with Intel Xeon 8480+ Scalable Processors, 3TB memory fully populated, and Micron 9300 NVMe SSD System B

\textit{Competition} DDR5 128GB system is a Dell PowerEdge R760 with Intel Xeon 8480+ Scalable Processors, 4TB memory fully populated and Micron 9300 NVMe SSD System A Consumes 161W under load and 56W idle latency. System B Consumes 128W under load and 42W idle latency.

Conclusion

High-capacity memory along with high memory bandwidth and low latency is essential for data center infrastructures to handle the computational complexity, large model sizes, and enormous datasets characteristic of AI, database, and data analytics applications. Micron’s DDR5 96GB monolithic RDIMM offers a powerful solution for these environments as shown by our workload results.

Upgrading your enterprise or AI infrastructure or HPC environment and want to learn how to locate the right DDR5 configuration, contact Micron sales network.

\texttt{micron.com/ddr5}

©2023 Micron Technology, Inc. All rights reserved. All information herein is provided on an “AS IS” basis without warranties of any kind, including any implied warranties, warranties of merchantability, or warranties of fitness for a particular purpose. Micron, the Micron logo, and all other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners. Products are warranted only to meet Micron’s production data sheet specifications. Products, programs, and specifications are subject to change without notice. Rev. A 12/2023 CCM004-676576390-11737