TwinDie™ 1.35V DDR3L-RS SDRAM

MT41K512M16 – 32 Meg x 16 x 8 Banks

Description

The 8Gb (TwinDie™) 1.35V DDR3L-RS SDRAM is a low-current self refresh version, via a TCSR feature, of the 1.35V DDR3L SDRAM device. It uses two Micron 4Gb DDR3L-RS SDRAM x16 die for essentially two ranks of 4Gb DDR3L-RS SDRAM. Unless stated otherwise, the DDR3L-RS meets the functional and timing specifications listed in the equivalent density DDR3L SDRAM data sheets. Refer to Micron's 4Gb DDR3L SDRAM data sheet for the specifications not included in this document. Specifications for base part number MT41K256M16 (monolithic) correlate to manufacturing part number MT41K512M16.

Features

- Uses two 4Gb x16 Micron die in one package
- Two ranks (includes dual CS#, ODT, CKE and ZQ balls)
- $V_{DD} = V_{DDQ} = 1.35V$ (1.283–1.425V); backward compatible to 1.5V operation
- 1.35V center-terminated push/pull I/O
- JEDEC-standard ball-out
- Low-profile package
- T_C of 0°C to 95°C
  - 0°C to 85°C: 8192 refresh cycles in 64ms
  - 85°C to 95°C: 8192 refresh cycles in 32ms
- Temperature-compensated self refresh (TCSR) mode
- Very low-current self refresh mode when $T_C < 45°C$

Options   Marking

- Configuration
  - 32 Meg x 16 x 8 banks x 2 ranks   512M16
- FBGA package (Pb-free)
  - 96-ball FBGA   TNA
    (10mm x 14mm x 1.2mm) Rev. E
- Timing – cycle time[1]
  - 1.25ns @ CL = 11 (DDR3L-1600)   -125
  - 1.5ns @ CL = 9 (DDR3L-1333)   -15E
  - 1.87ns @ CL = 7 (DDR3L-1066)   -187E
- Power saving
  - TCSR   M
- Operating temperature
  - Commercial (0°C ≤ T_C ≤ 95°C)   None
  - Industrial (-40°C ≤ T_C ≤ 95°C)   IT
- Revision   :E

Note: 1. CL = CAS (READ) latency.

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target ^tRCD-^tRP-CL	^tRCD (ns)	^tRP (ns)	CL (ns)
-125[1, 2]	1600	11-11-11	13.75	13.75	13.75
-15E[1]	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1

Notes: 1. Backward compatible to 1066, CL = 7 (-187E).
          2. Backward compatible to 1333, CL = 9 (-15E).

Table 2: Addressing

Parameter	512 Meg x 16
Configuration	32 Meg x 16 x 8 banks x2 ranks
Refresh count	8K
Row address	32K A[14:0]
Bank address	8 BA[2:0]
Column address	1K A[9:0]
Page size	1KB

Figure 1: 8Gb: x16 DDR3L-RS Part Numbers

Example Part Number: MT41K512M16TNA-125M:E

	MT41K	Configuration	Package	Speed		PS	Revision

Configuration	
512 Meg x 16	512M16

Package	
96-ball 10mm x 14mm FBGA	TNA

	Revision
:E	Revision

Power Saving	
TCSR	M

Temperature	
Commercial	None

|	Speed Grade
-125	t_{CK} = 1.25ns, CL = 11
-15E	t_{CK} = 1.5ns, CL = 9
-187E	t_{CK} = 1.87ns, CL = 7

Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on http://www.micron.com for available offerings.

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

Ball Assignments and Descriptions

Figure 2: 96-Ball FBGA – x16 (Top View)

	1	2	3	4	5	6	7	8	9
A	V_{DDQ}	DQ13	DQ15				DQ12	V_{DDQ}	V_{SS}
B	V_{SSQ}	V_{DD}	V_{SS}				UDQS#	DQ14	V_{SSQ}
C	V_{DDQ}	DQ11	DQ9				UDQS	DQ10	V_{DDQ}
D	V_{SSQ}	V_{DDQ}	UDM				DQ8	V_{SSQ}	V_{DD}
E	V_{SS}	V_{SSQ}	DQ0				LDM	V_{SSQ}	V_{DDQ}
F	V_{DDQ}	DQ2	LDQS				DQ1	DQ3	V_{SSQ}
G	V_{SSQ}	DQ6	LDQS#				V_{DD}	V_{SS}	V_{SSQ}
H	V_{REFDQ}	V_{DDQ}	DQ4				DQ7	DQ5	V_{DDQ}
J	ODT1	V_{SS}	RAS#				CK	V_{SS}	CKE1
K	ODT0	V_{DD}	CAS#				CK#	V_{DD}	CKE0
L	CS1#	CS0#	WE#				A10/AP	ZQ0	ZQ1
M	V_{SS}	BA0	BA2				RFU	V_{REFCA}	V_{SS}
N	V_{DD}	A3	A0				A12/BC#	BA1	V_{DD}
P	V_{SS}	A5	A2				A1	A4	V_{SS}
R	V_{DD}	A7	A9				A11	A6	V_{DD}
T	V_{SS}	RESET#	A13				A14	A8	V_{SS}

Note: 1. Dark balls (with rings) designate balls that differ from the monolithic versions.

Table 3: 96-Ball FBGA – x16 Ball Descriptions

Symbol	Type	Description
A[14:13], A12/BC#, A11, A10/AP, A[9:0]	Input	**Address inputs:** Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V_{REFCA}. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Truth Table – Command in the DDR3 SDRAM data sheet.
BA[2:0]	Input	**Bank address inputs:** BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V_{REFCA}.
CK, CK#	Input	**Clock:** CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE[1:0]	Input	**Clock enable:** CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle),or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V_{REFCA}.
CS#[1:0]	Input	**Chip select:** CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V_{REFCA}.
LDM	Input	**Input data mask:** LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to V_{REFDQ}.
ODT[0:1]	Input	**On-die termination:** ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V_{REFCA}.
RAS#, CAS#, WE#	Input	**Command inputs:** RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V_{REFCA}.

Table 3: 96-Ball FBGA – x16 Ball Descriptions (Continued)

Symbol	Type	Description
RESET#	Input	**Reset:** RESET# is an active LOW CMOS input referenced to V_{SS}. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH ≥ 0.8 × V_{DD} and DC LOW ≤ 0.2 × V_{DDQ}. RESET# assertion and de-assertion are asynchronous.
UDM	Input	**Input data mask:** UDM is an upper-byte input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to V_{REFDQ}.
DQ[7:0]	I/O	**Data input/output:** Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to V_{REFDQ}.
DQ[15:8]	I/O	**Data input/output:** Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to V_{REFDQ}.
LDQS, LDQS#	I/O	**Lower byte data strobe:** Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	**Upper byte data strobe:** Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
V_{DD}	Supply	**Power supply:** 1.35V, 1.283–1.45V.
V_{DDQ}	Supply	**DQ power supply:** 1.35V, 1.283–1.45V.
V_{REFCA}	Supply	**Reference voltage for control, command, and address:** V_{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V_{REFDQ}	Supply	**Reference voltage for data:** V_{REFDQ} must be maintained at all times (excluding self refresh) for proper device operation.
V_{SS}	Supply	Ground.
V_{SSQ}	Supply	**DQ ground:** Isolated on the device for improved noise immunity.
ZQ[1:0]	Reference	**External reference ball for output drive calibration:** This lower byte ball is tied to an external 240Ω resistor (RZQ), which is tied to V_{SSQ}.
NC	–	**No connect:** These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).

Functional Description DDR3L-RS

The TwinDie DDR3L-RS SDRAM is a high-speed, very low-current self refresh, CMOS dynamic random access memory device internally configured as two 8-bank DDR3L-RS SDRAM devices.

Although each die is tested individually within the dual-die package, some TwinDie test results may vary from a like-die tested within a monolithic die package.

The DDR3L-RS SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an $8n$-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access consists of a single $8n$-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3L-RS SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3L-RS SDRAM and edge-aligned to the data strobes.

Read and write accesses to the DDR3L-RS SDRAM are burst oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits (including CSn#, BAn, and An) registered coincident with the READ or WRITE command are used to select the rank, bank, and starting column location for the burst access.

This data sheet provides a general description, package dimensions, and the package ballout. Refer to the Micron monolithic DDR3 data sheet for complete information regarding individual die initialization, register definition, command descriptions, and die operation.

Functional Block Diagram

Figure 3: Functional Block Diagram (64 Meg x 16 x 8 Banks x 2 Ranks)

Electrical Specifications

Absolute Rating

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the device data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 4: Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V_{DD} supply voltage relative to V_{SS}	V_{DD}	–0.4	1.975	V	1
V_{DD} supply voltage relative to V_{SSQ}	V_{DDQ}	–0.4	1.975	V	
Voltage on any ball relative to V_{SS}	V_{IN}, V_{OUT}	–0.4	1.975	V	
Input leakage current Any input $0V \leq V_{IN} \leq V_{DD}$, V_{REF} pin $0V \leq V_{IN} \leq 1.1V$ (All other pins not under test = 0V)	I_I	–4	4	µA	
V_{REF} supply leakage current $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$ (All other pins not under test = 0V)	I_{VREF}	–2	2	µA	2
Operating case temperature	T_C	0	95	°C	3, 4
Storage temperature	T_{STG}	–55	150	°C	

Notes: 1. V_{DD} and V_{DDQ} must be within 300mV of each other at all times, and V_{REF} must not be greater than $0.6 \times V_{DDQ}$. When V_{DD} and V_{DDQ} are less than 500mV, V_{REF} may be ≤ 300mV.
2. The minimum limit requirement is for testing purposes. The leakage current on the V_{REF} pin should be minimal.
3. MAX operating case temperature. T_C is measured in the center of the package (see the Temperature Test Point Location figure).
4. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.

Input/Output Capacitance

The lump capacitance values are not listed. Simulations should use actual models and not lumped capacitance.

Temperature and Thermal Impedance

It is imperative that the DDR3L SDRAM device's temperature specifications, shown in the following table, be maintained in order to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. Thermal impedances listed in the Thermal Characteristics table apply to the current die revision and packages.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications," prior to using the values listed in the thermal impedance table. For designs that are expected to last several years and require the flexibility to use several DRAM die shrinks, consider using final target theta values (rather than existing values) to account for increased thermal impedances from the die size reduction.

The DDR3 SDRAM device's safe junction temperature range can be maintained when the T_C specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required to satisfy the case temperature specifications.

Table 5: Thermal Characteristics

Notes 1–3 apply to entire table

Parameter	Symbol	Value	Units	Notes
Operating temperature	T_C	0 to 85	°C	
		0 to 95	°C	4

Notes: 1. MAX operating case temperature T_C is measured in the center of the package, as shown below.
2. A thermal solution must be designed to ensure that the device does not exceed the maximum T_C during operation.
3. Device functionality is not guaranteed if the device exceeds maximum T_C during operation.
4. If T_C exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9μs interval refresh rate. The use of self refresh temperature (SRT) or automatic self refresh (ASR), if available, must be enabled.

**Figure 4: Temperature Test Point Location**

Table 6: Thermal Impedance

Die Rev	Package	Substrate	ΘJA (°C/W) Airflow = 0m/s	ΘJA (°C/W) Airflow = 1m/s	ΘJA (°C/W) Airflow = 2m/s	ΘJB (°C/W)	ΘJC (°C/W)	Notes
E	96-ball	Low conductivity	48.0	36.4	31.9	n/a	1.8	1
		High conductivity	28.6	23.4	21.6	16.5	n/a	

Note: 1. Thermal resistance data is based on a number of samples from multiple lots and should be viewed as a typical number.

Electrical Specifications – I$_{CDD}$ Parameters

Table 7: DDR3L-RS$_{CDD}$ Specifications and Conditions (Rev. E)

Note 8 applies to the entire table

Combined Symbol	Individual Die Status	Bus Width	-187E	-15E	-125	Units	Notes
I$_{CDD0}$	I$_{CDD0}$ = I$_{DD0}$ + I$_{DD2P0}$ + 5	x16	72	75	83	mA	1
I$_{CDD1}$	I$_{CDD1}$ = I$_{DD1}$ + I$_{DD2P0}$ + 5	x16	97	101	104	mA	1
I$_{CDD2P0}$ (slow exit)	I$_{CDD2P0}$ = I$_{DD2P0}$ + I$_{DD2P0}$	x16	24	24	24	mA	1
I$_{CDD2P1}$ (fast exit)	I$_{CDD2P1}$ = I$_{DD2P1}$ + I$_{DD2P0}$	x16	36	38	42	mA	1
I$_{CDD2Q}$	I$_{CDD2Q}$ = I$_{DD2Q}$ + I$_{DD2P0}$	x16	34	36	39	mA	1
I$_{CDD2N}$	I$_{CDD2N}$ = I$_{DD2N}$ + I$_{DD2P0}$	x16	34	36	38	mA	1
I$_{CDD2NT}$	I$_{CDD2NT}$ = I$_{DD2NT}$ + I$_{DD2P0}$	x16	42	46	49	mA	1
I$_{CDD3P}$	I$_{CDD3P}$ = I$_{DD3P}$ + I$_{DD2P0}$	x16	39	42	45	mA	1
I$_{CDD3N}$	I$_{CDD3N}$ = I$_{DD3N}$ + I$_{DD2P0}$	x16	49	52	55	mA	1
I$_{CDD4R}$	I$_{CDD4R}$ = I$_{DD4R}$ + I$_{DD2P0}$ + 5	x16	193	210	244	mA	1
I$_{CDD4W}$	I$_{CDD4W}$ = I$_{DD4W}$ + I$_{DD2P0}$ = 5	x16	146	161	180	mA	1
I$_{CDD5B}$	I$_{CDD5B}$ = I$_{DD5B}$ + I$_{DD2P0}$	x16	233	236	243	mA	1
Room temperature I$_{CDD6}$	I$_{CDD6}$ = I$_{DD6}$ + I$_{DD6}$	x16	7.0	7.0	7.0	mA	2
45ºC I$_{CDD6ET}$	I$_{CDD6}$ = I$_{DD6}$ + I$_{DD6}$	x16	7.4	7.4	7.4	mA	3
Elevated temperature I$_{CDD6}$	I$_{CDD6}$ = I$_{DD6}$ + I$_{DD6}$	x16	14	14	14	mA	4
			17	17	17	mA	5
Extended temperature I$_{CDD6ET}$	I$_{CDD6ET}$ = I$_{DD6ET}$ + I$_{DD6ET}$	x16	28	28	28	mA	6
			36	36	36	mA	7
I$_{CDD7}$	I$_{CDD7}$ = I$_{DD7}$ + I$_{DD2P0}$ + 5	x16	211	230	256	mA	1
I$_{CDD8}$	I$_{CDD8}$ = 2 × I$_{DD2P0}$ + 4	x16	28	28	28	mA	1

Notes:
1. T$_C$ = 85°C; SRT is disabled, ASR is disable. Value is maximum.
2. Room temperature; SRT is disabled, ASR is enabled. Value is typical.
3. T$_C$ ≤ 45°C; SRT is disabled, ASR is enabled). Value is typical.
4. T$_C$ = 80°C; SRT is disabled, ASR is enabled). Value is typical.
5. 45°C < T$_C$ ≤ 80°C; SRT is disabled, ASR is enabled. Value is maximum.
6. T$_C$ = 95°C; SRT is disabled, ASR is enabled. Value is typical.
7. 85°C < T$_C$ ≤ 95°C; SRT is disabled, ASR is enabled. Value is maximum.
8. I$_{CDD}$ values reflect the combined current of both individual die. I$_{DDx}$ represents individual die values.

Temperature-Compensated Self Refresh (TCSR)

The temperature-compensated self refresh (TCSR) feature substantially reduces the self refresh current (I_{DD6}). TCSR takes affect when T_C is less than 45°C and the auto self refresh (ASR) function is enabled. ASR is required to use the TCSR feature and is enabled manually via mode register 2 (MR2[6]). See Mode Register 2 (MR2) Definition below.

Enabling ASR also automatically changes the DRAM self refresh rate from 1x to 2x when the case temperature exceeds 85°C. This allows the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode.

When ASR is disabled and T_C is 0°C to 85°C, the self refresh mode's refresh rate is assumed to be at the normal rate (sometimes referred to as 1x refresh rate). Also, if ASR is disabled and T_C is 85°C to 95°C, the user must select the SRT extended-temperature self refresh rate (sometimes referred to as 2x refresh rate). SRT is selected via mode register 2 (MR2[7]) register. See Mode Register 2 (MR2) Definition below.

SPD settings should always support 05h (101 binary) in Byte 31.

Mode Register 2 (MR2)

Mode register 2 (MR2) controls additional functions and features not available in the other mode registers. The auto self refresh (ASR) function is of particular interest for the DDR3L-RS SDRAM because the Micron DDR3L-RS SDRAM goes into TCSR mode when ASR has been enabled. This function is controlled via the bits shown in the figure below.

Figure 5: Mode Register 2 (MR2) Definition

Note: 1. MR2[17, 14:11, 8, and 2:0] are reserved for future use and must all be programmed to 0.

Package Dimensions

Figure 6: 96-Ball FBGA – Die Revision E (Package Code TNA)

Notes: 1.   All dimensions are in millimeters.
             2.   Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.
Although considered final, these specifications are subject to change, as further product development and data characterization some-
times occur.