

## **Customer Service Note**

## **Design Considerations for Bare Die SiPs and MCMs**

## Introduction

Due to the growth in small form factor solutions, bare die has become an excellent choice for designers who wish to make the most out of their board space. The following questionnaire is provided to help guide potential customers through the various details that need to be taken into account when considering a bare die solution. Customers are encouraged to use this guide to define their system needs and thereby enable Micron to recommend an optimal memory solution.

1. D	esired Memory Type						
a.	□ SDRAM	☐ Mobile	e SDRAM				
	☐ DDR SDRAM	☐ Mobile	e DDR SDRAM				
	□ DDR2 SDRAM	□ NAND	) Flash				
	□ DDR3 SDRAM	☐ PSRAN	M				
b.	. Density:						
c.	Configuration:						
d	. Bus widths:						
e.	Voltage:						
	Core						
	I/O						
f.	Clock speed:						
g.	Is low power required?						
	1. Active current target						
	2. Power-down target						
	3. Power-down current target						
	4. Self refresh current target						
	@45°C @70°	°C	@85°C _				
	5. Deep power-down current _						
2 Δ	pplication						
	System application:						
b.	b. Processor(s) and/or memory controller used:						
c.	c. Operating voltage of the system:						
d	d. Operating temperature range of the system:						
e.	Bond pad requirements of the m	emory:	□ Edge	☐ Center			
	If edge, single- or dual-sided?	- J	☐ Single-Sided				
			S				





f.	Expected time frame for:				
	Customer samples				
	Proto builds				
	Production				
3. P	ackage and Assembly Considerations				
a	. Internal assembly or sub contracted assembly?				
	Who may be selected as the subcontractor?				
	Will any post processing, such as RDL be performed?				
b. Expected die thickness:  Will a stress relief process be used?					
C	If no direct access, will there be a bypass mode to the memory?				
Ч	. Overall size of the final package:				
u	Width Length Height				
e	. If there are multiple memories in this package, will they be sharing a bus?				
	Expected number of die per SiP/MCM:				
	. If this is an SiP, what is the maximum measured junction temperature of the				
O	system?				
h	. Die size requirement of the memory (X, Y aspect ratio):				
i.	Where does the Micron memory reside in the stack				
	(that is, bottom, top, etc.)?				
j.	Is an interposer used?				
k	. What other die will be included? □ DSPs □ CPUs □ NOR □ PSRAM □ LPSDRAM □ NAND □ Other				
	est Methodology . Will the final package be tested for quality?				
а	1. Type of tester used				
	2. Who will be developing the test code?				
	3. Will a BIST engine be employed?				
	Note: Micron memory does not include on-chip BIST circuitry.				
	4. Minimum and maximum temperatures package will be tested at				
	5. Will the memories be tested separately?				
b	. Will the final package be stressed for reliability?				
	1. If so, how?				
	Voltage range				
	Temperature range				
	Duration of stress				





5. Quality and Reliability Requirements (refer to Micron technical note TN-00-14)
a. What are your initial "time zero" quality (DPM) expectations?
1. How will quality be measured in the final package?
b. What are your reliability expectations (extrinsic and intrinsic
failure rates?
1. For NAND, please list any bit error rate requirements or expectations
2. How will reliability be measured?
7. Your Company
Name:
Title:
Division:

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/support Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.





## **Revision History**

Rev. B		04/09
	<ul><li>Updated form</li><li>Updated template</li></ul>	
Rev. A		10/03
	Initial release	